Pool boiling is of interest in high heat
Introduction
During pool boiling, the latent heat involved with the phase change from liquid to vapor becomes significant in the heat removal process. The substantial increase in the heat transfer coefficient allows for pool boiling being a candidate for cooling applications in high powered electronics. It is a technique that does not require any moving parts and is highly effective from both the thermal and cost perspectives.
It is of great importance to fully understand the boiling phenomenon-failure to know the limitations of a particular surface could lead to dryout and critical heat flux ͑CHF͒ condition, which leads to a dramatic rise in wall temperature, decreased heat transfer, and possible material failure. Therefore, the mechanisms and behavior of bubble nucleation, growth, as well as the rewetting of the surface attract the interest of researchers.
Since the early scientific studies by Nukiyama ͓1͔, boiling has attracted the attention of many researchers. Early pioneers such as Rohsenow ͓2͔ and Cooper ͓3͔ have generated correlations for the heat flux and wall superheat in nucleate boiling.
Bubble nucleation has received much attention in an effort to explain how and where bubbles will nucleate. Early on, it was noticed that the wall superheat must be greater than the saturation temperature of the fluid. Hsu and Graham ͓4͔ and Hsu ͓5͔ developed the criterion for the onset of nucleation over active cavities. They found that the maximum and minimum possible active cavity sizes were functions of subcooling, pressure, and the length of the thermal boundary layer. Since the heat transfer in pool boiling is intimately associated with the contact line and interface movements, microscale surface modification of the heater surface is expected to directly affect the heat transfer phenomena.
In recent years, many researchers focused on surface enhancements to promote bubble nucleation and increased heat transfer. Mitrovic and Hartmann ͓6͔ created a micropin surface, with elements that were cylindrical in shape, some with a torospherical top. Conducting tests in a pool of R141b, they used various pin diameters ͑0.8-23 m͒ and densities ͑450-90,000 pins per mm 2 ͒. They found that the microstructures effectively increased the heat transfer capability compared with the smooth surface. Similarly, Honda and Wei ͓7͔ used square pin fins on silicon chips immersed in subcooled FC-72 to observe the effects of pin size and height on heat transfer. The authors concluded that the fins enhanced the maximum heat flux by 4.2 times while maintaining the chip temperature below 85°C.
To evaluate the performance of various cavity and reentrant cavity geometries, Das et al. ͓8͔ used wire electrical discharge machining ͑EDM͒ to create tunnels in a copper block. These tunnels were inclined or normal to the heating surface, had rounded, rectangular, or circular bases, and were parallel or orthogonally intersecting as well. For the nucleate pool boiling with distilled water, the authors concluded that tunnels inclined from the surface had higher heat transfer compared with ones normal to the surface. The same was true for the circular reentrant cavities, as well as for the orthogonal intersecting tunnels.
As a nonintrusive technique, high speed cameras have been employed with increasing use in recent years. Siedel et al. ͓9͔ used high speed imaging of pentane boiling to observe bubble interactions between nucleation sites. In their study, a copper plate was indented with a 180 m diameter cavity for single bubble studies, and a second cavity was added to observe multiple bubble interactions. It was found that the bubbles produced were not spherical, so instead of bubble departure diameter, bubble departure volume was used for characterization. When bubble coalescence occurs, the microlayer under the bubbles is eliminated due to capillary forces, and is not responsible for an increase in vapor generation. The authors found that the bubble frequency is proportional to the wall superheat.
Zhang and Shoji ͓10͔ conducted experiments with artificial cavities, imaging the interactions between nucleating bubbles. By changing the separation between the 10 m diameter cavities, the authors concluded that there are four categories for ratios of separation to bubble departure diameter. As the separation to departure diameter decreased, the departure frequency was influenced by first the hydrodynamic interaction between bubbles, the thermal interaction between sites next, and lastly by the horizontal and declining coalescences. Using microchannel meshes created out of silicon, Ramaswamy et al. ͓11͔ conducted a parametric study, focusing on varying pore size, pitch and height. In an effort to study the bubble departure diameter, growth rate, frequency, and site density from a porous layer, a 3D structure was used for boiling enhancement. The 3D structures were composed of two layers of microchannels, 0.51 mm thick, positioned 90 deg from one another. The authors obtained boiling curves for different pore sizes, pore pitches, and stack heights. The enhancements caused by stacking multiple structures was found to only have a significant effect at low wall superheats, diminishing at higher temperatures. It was thought that this could be because of a fin effect as height increased in the stack. In addition to increasing the stack height, increasing the pore size, or decreasing the pore pitch increased the heat transfer.
Using a similar structure as used by Ramaswamy et al. ͓11͔ but from copper and quarts, Ghiu and Joshi ͓12͔ visualized confined pool boiling with various channel widths but with the same pitch. The 3D structure was fabricated to be 1 mm thick. By placing a quartz top cover, they were able to visualize the liquid-vapor dynamics within the microchannels. They observed a pattern of oscillations for the vapor slugs in the top and bottom channels due to the evaporation of the liquid and rewetting of the heated surface. They found that there was better performance when testing the structures without the quartz top, compared with when the surfaces were confined with the top. The authors determined that heat transfer performance only has a slight dependence on channel width.
Observing the effects of surface enhancements, Launay et al. ͓13͔, tested the heat transfer capabilities of numerous silicon surfaces. These included smooth, rough, carbon nanotube ͑CNT͒ coated surfaces, pin fin surfaces, as well as 3D structure surfaces with and without CNTs. These microchannel surfaces were of the same design as ͓12͔ with a 10 mmϫ 10 mm 2 surface, but only 500 m thick. The tested the surfaces using FC-72 and deionized water. The results from the experiments were that the 3D microchannel structures performed the best, and the addition of CNTs only slightly improved the heat transfer, and this was only at the lower superheated wall temperatures.
Gorenflo et al. ͓14͔ sandblasted as well as machined 200 m ϫ 100 m 2 cavities on the surface of copper horizontal tubes and tested propane and 2-propanol as the working fluids. Using high speed video, they looked at the size and number of bubbles that nucleate from active sites.
Other researchers have focused on enhancing the boiling by creating cavities on the surface, through a variety of means using slurries ͓15,16͔, emery cloth and sandblasting ͓17-19͔, and EDM ͓20͔. Kandlikar and Steinke ͓16͔ studied the advancing and receding contact angles of water droplets impinging on heated surfaces of various roughness. Using a high speed camera they concluded that the contact angles have a dependence on surface roughness, and the vapor cutback phenomenon is responsible for the initiation of CHF.
Hübner and Künstler ͓17͔ investigated the heat transfer enhancement with trapezoidal, T-shaped, and Y-shaped fins. They also investigated the effects of surface roughness on these structures using sandblasting or emery paper techniques independently. It was found that trapezoidal fins only increased bubble formation because of a very rough top surface ͑artifact from machining͒. However, the T-and Y-shaped fins were responsible for increasing the heat transfer coefficient significantly.
Surface roughness on horizontal tubes has been studied extensively by Luke ͓18,19͔. Using emery cloth and sandblasting ͓18͔ as well as milling the surface ͓19͔, it was concluded that an increase in pressure will decrease the effects of surface roughness during boiling. The author also evaluated the 3D surface profiles of the surfaces. It was determined that large cavities are the most advantageous for bubble nucleation to begin. The objective of the present work is to evaluate the heat transfer capabilities of different surface geometries on a silicon chip in pool boiling. Through the use of a high speed camera and quantitative data, the nature of nucleate boiling on the various surfaces will be identified.
Experimental Setup
An experimental setup was designed and built to allow testing of different plain and enhanced silicon chip surfaces. Figure 1 shows an overall schematic of the test setup. To apply heat flux to the test section, a 450 W capacity cartridge heater was inserted into a copper block to serve as the heating element. The copper block was machined to have a 10 mmϫ 10 mm 2 tip which was 25 mm long. Three K-type thermocouples, each spaced 8 mm apart, were used to measure the temperature gradient through the tip of the copper block. The heat flux was then calculated as follows:
The temperature gradient, ͑dT / dx͒ was calculated using a threepoint backward space Taylor Series approximation as follows:
At the top of the boiling pool, a 100 W auxiliary heater was used to keep the water at the saturation point. A fourth thermocouple is placed in the water reservoir to measure the bulk water temperature, ensuring that the tests are conducted at saturation Transactions of the ASME
temperature. An NI-cDaq-9172 data acquisition system was used in conjunction with a NI-9213 card to record the temperatures during testing. A LABVIEW virtual instrument ͑VI͒ was created to display temperatures, determine when the system reached a steady-state, and record the data. A Keyence ® high speed digital camera was used to image the boiling phenomena at an angle of 15 deg. The camera was inclined at this angle so that nucleation at the heated surface could be clearly viewed. The high speed color camera has frame rates capable of 24,000 frames per second. In order to keep resolution satisfactory, slower frame rates of 1000-2000 frames per second were employed at resolutions of 256ϫ 256 ͑1000 fps͒ and 256 ϫ 128 ͑2000 fps͒.
For the tests, a layer of conductive, polysynthetic silver thermal paste was used to decrease the contact resistance between the copper block and silicon chip. Screws with springs underneath the caps were placed on both sides of the chip, and were compressed, so the force applied between the chip and the copper block for each test was consistent. Contact resistance was quantified, as discussed in a later section.
For every test, distilled water was used to ensure it was free from contaminants. Water is chosen because of its well known fluid properties and the minimal risk associated with handling the fluid, compared with a refrigerant. Prior to each test, the water was boiled sufficiently in order to reduce the effects of any dissolved air within the fluid. Periodically between the tests, more water is added to the pool to replenish the evaporated water vapor. The water is allowed to reach steady-state before any data are collected. The pool was filled with new distilled water prior to the next test.
Contact Resistance.
Thermal contact resistance was a factor in the test setup. Due to small asperities between the copper heating block and the silicon chip, a layer of thermal paste was applied to decrease the contact resistance. To ensure that the pressure between the surfaces was constant for each test run, compression screws with springs were used to provide the same amount of force between the test chip and the heating block.
A test piece was fabricated out of copper in order to help measure the contact resistance of the setup. This block was machined to have the same outer dimensions as the rest of the test chips, but had a square channel 1 mm wide cut around the area of the heater. This was done in order to keep the heat transfer through the block one dimensional, reducng any two dimensional or fin effects from the highly conductive copper. A thermocouple hole was machined into the center of the chip to measure the temperature in the chip, so that the contact resistance could be back calculated.
Sandwiched between the copper chip and the copper block is a silicon chip of the same area as the heater. This layer helps to provide the same conditions for the contact as in actual testing: a copper-thermal paste-silicon combination. Inserting two layers of thermal paste ͑one on each side of the silicon͒ allows for a more accurate measurement of the contact resistance because it is averaged between the two sides. A schematic of the contact resistance test setup and the equivalent thermal circuit are shown in Fig. 2 .
Tests were run, recording temperatures from thermocouples T 1 and T 4 , while also recording the heat flux. The contact resistance was then calculated as follows:
The contact resistance was found to be repeatedly 5 ϫ 10 −6 m 2 K / W, with an uncertainty of less than 4%. Using this contact resistance, the surface temperature of a test chip can be calculated using the heat flux through the copper block, as well as the thermocouple T 1 from the following relation:
Uncertainty Analysis
In this study, there are three categories of parameters where uncertainty can originate. The first is from the thermocouples calibration accuracy and precision resolution. Each thermocouple has a specific precision, which has been determined through a statistical analysis. This was determined during calibration at a steadystate temperature, finding twice the standard deviation of the average reading to obtain a 95% confidence interval for the precision error. Another source of uncertainty is from the thermal conductivity of materials changing under temperature changes. The value is found in lookup tables, but with the system under various temperatures, there will be some variations in the true value of the property. The uncertainty of the thermal conductivities of copper and silicon for the range of operating temperatures are 2.2% and 3.7%, respectively. The uncertainty for length measurements, the spacing between thermocouples, and thicknesses of materials were determined by the resolution of the equipment used to measure the distances.
With care in an experimental setup, the uncertainty of any given parameter may be small ͑Ͻ5%͒, but using multiple parameters in equations can have the uncertainty propagate. When using a formula to evaluate a parameter, i.e., heat flux or surface temperature, the uncertainties in the components used in the calculation can add up to influence that parameter. From Eq. ͑1͒, the error in the heat flux, qЉ of the system is affected by the errors of the thermocouples, the thermal conductivity of the copper block, as well as the spacing between the thermocouples. The method used to find the error propagation is through partial sums
where p is the calculated parameter, a i is a measured parameter, and u denotes the uncertainty of the subscripted parameter.
The uncertainty for the heat flux can be derived from Eqs. ͑1͒ and ͑2͒ by using the partial sums described in Eq. ͑5͒. Dividing by the heat flux value yields the uncertainty as a percentage of the calculated value. This final expression is shown as follows:
͑6͒
The surface temperature uncertainty can be found in the same manner using the partial sums from Eq. ͑4͒. Dividing by the cal- culated surface temperature, the percent uncertainty is calculated as follows:
The sum of the resistances in the calculation is represented as R tot , expressed in Eq. ͑8͒. After calculating the uncertainties for heat flux, the uncertainty increases from 2 ϫ 10 4 W / m 2 to 6 ϫ 10 4 W / m 2 from the low to high heat fluxes. However, at low heat fluxes this value comprises 20% of the calculated value, but at the high heat fluxes it is only slightly more than 4%. This is considered to be acceptable because chip performance is evaluated at elevated heat fluxes. The uncertainty of the surface temperature was calculated to be between 4.5% and 4.6% throughout the range of heat fluxes.
Test Chips
The purpose of this experimental study is to determine the effects of various microstructures on the pool boiling performance on a silicon chip. Table 1 describes the microstructure details of the five chips that were tested using the pool boiling test fixture. These chips were fabricated by the IBM T.J. Watson Research Center ͑Yorktown Heights, NY͒ using a deep reactive ion etching method ͑DRIE͒. This technique has become a common method of micromachining silicon wafers, and is effective at removing areas off the surface of the silicon, while retaining near vertical sidewalls.
Each silicon chip has overall dimensions of 20 mmϫ 20 mm ϫ 725 m thick with the heated micromachined area of 10 mm ϫ 10 mm. For each of the etched chips, the area was etched to a depth of 180 m. In this study, five different categories of etched chips were used. A plain surface, three different microchannels and an offset strip fin ͑OSF͒ design were used for boiling testing and visualization. One of the microchannel designs is repeated; chip D has the same microchannel design as chip E, but with a substantially deeper etch depth. Three of the chips have a vertical notch spaced evenly along the sidewall of the channel, and is detailed in a later section. An overall schematic of the etched silicon chips are shown in Fig. 3 . This selection of chip designs has been used to evaluate the effects of microchannels and fins during the boiling process, as well as evaluating the effects of cavities incorporated into the chip design.
Using a Keyence ® laser confocal microscope, chip dimensions and parameters were quantified. The average roughness of the plain chip was determined to have a R a value of 0.030 m. Chips that have been DRIE etched have an R a value of 0.470 m on the bottom surface. Figure 4 shows the detail of the chips. Figures 4͑c͒ and 4͑d͒ show that for chips C, D, and E, there is a rectangular notch along the walls of the microchannel spaced every 100 m. These are vertical notched tunnels on the sidewalls of the channels. Each of these cavities is 10 m wide by 20 m deep into the channel wall. It was postulated that providing the fluid with a location, surrounded by walls on three sides would enhance the heat transfer by providing possible nucleation sites. This would allow for a large number of effective sites, allowing for several active sites during the boiling process. Although the chips were intended to have rectangular channels, the etching process produced channels slightly trapezoidal in shape. As part of an earlier study using similar chips, a SEM image from Steinke and Kandlikar ͓21͔ is shown in Fig. 4͑f͒ . Actual channel dimensions for each chip are listed in Table 1 .
Results
Six silicon chips described in Table 1 were tested with distilled water as the working fluid. Independent power supplies provided electrical power to each of the cartridge heaters ͑main and auxiliary͒. The main cartridge heater for the copper heating block was taken up to a high heat flux, greater than 100 W / cm 2 . Power was decremented in a stepwise fashion, until nucleate boiling ceased to occur. The power was then stepped up incrementally to higher heat fluxes, but before CHF occurred. Testing was not conducted to CHF condition to avoid damage to the setup. At each step, the system was allowed to reach steady-state, where the thermo- Transactions of the ASME couples did not fluctuate. Also, when the system reached steadystate, the high speed camera was used to capture images of the boiling process. Figure 5 shows the results of the boiling tests for each chip. The heat flux is based on the projected base area. The wall temperature was calculated as the temperature at the top surface of each chip. The results shown are from the data points in which the power was increased. The data with decreasing power do not show any hysteresis effects, and follow the increasing curves very closely. The lack of hysteresis is shown in Fig. 6 for chip C, for increasing and decreasing power, the points boiling curves follow the same path.
All of the chips show an increase in performance compared with the plain chip, A. The OSF chip enhances the heat transfer, but not as much as either of the 200 m channel chips, with the deep etched 100 m channel chip ͑chip D͒ performing the best.
Interesting to note is the lack of any significant improvement with the introduction of the nucleation sites, which is seen with the 200 m channels.
The heat transfer coefficient can be calculated for each of the tested chips, dividing the heat flux by the wall superheat. The plain chip, A, has an almost constant heat transfer coefficient of about 21.5 kW/ m 2 K. However, for the etched chips, the heat transfer coefficient increases with both the applied heat flux and the superheat. Table 2 shows the resulting heat transfer coefficients and enhancement factor based off the plain chip at 19.5°C of superheat. This particular temperature was chosen because it is at the higher heat fluxes for the data taken. For the data points that did not fall on 19.5°C of superheat, the adjacent points were linearly interpolated for a heat transfer coefficient estimate.
It is clear from Fig. 5 that more heat can be dissipated through the etched chips ͑B-F͒ compared with the plain ͑chip A͒ for the same wall superheat. However, there may be two reasons for this enhancement: ͑i͒ The increased surface area of the etched chips allows for more heat transfer area and ͑ii͒ the structure of the chips affects the mechanics of bubble dynamics in pool boiling through interface motion within the microstructures.
For each of the different chips, there are different boiling curves. However, it is difficult to discern whether the enhancement is due to the added amount of surface area that is produced after the surface modification. The increase in area for the etched surfaces promotes an increase in heat transfer because it allows for more convection from solid to liquid as well as providing an increase in the number of possible nucleation sites. Therefore, it is beneficial to evaluate the surfaces for the heat flux applied to the chips, but normalized to reflect the area over which the fluid contacts the surface. Using this parameter, the surfaces can be compared by the surface geometries, rather than the solely the increase in area. Figure 7 shows the boiling curve for the chips, with the heat transfer normalized with respect to the wetted surface area of the heated surface. Since there is no area enhancement in the plain chip, A, the curve remains unchanged. For the etched chips, the curves are shifted lower by the ratio of the base area to the wetted surface area. At low superheats, all of the etched chips performances fall below the plain chip. At higher wall superheats the 200 m wide microchannel chips B and C show improvement over the plain chip. By the nature of the curve, it appears that at higher heat fluxes, chip D would follow the same path. However, it is not clear that Chip E would perform better than the plain chip at higher values. Chip F, with the substantial increase in surface area with 1600 fins, the heat flux for a given wall superheat is always lower than the plain chip.
Comparing the data from Figs. 5 and 7, it is clear that the increase in surface area has some effect on why the etched chips show enhancement in heat transfer. For chips E and F, an increase in heat transfer is due solely to the increase in area. For chips B and C, the increase in area is responsible for the enhancement at low wall superheats. At the higher wall superheats, there is an increased heat transfer performance, despite normalizing the area. This means that there is an enhancement mechanism at work as well, with the geometry of the etch having an effect. Chip B has slightly better improvement over chip C which shows that the increase in area in the rectangular etched sites along the channel walls do not have any significant effect. Increasing channel and fin widths shows an increase in heat transfer despite increasing the area of the chip.
Comparing the data between chips D and E, with similar geometries, chip D can dissipate more heat for a given wall superheat. This is attributed to the depth of etch on each of the surfaces. Applying heat to the bottom surface of the chip, the chip with the deeper etch will have a greater temperature at the floor of the microchannel. In this way, the required superheat for bubble nucleation will be met first with chip D, allowing for a greater amount of active nucleation sites. Due to the increase in activation sites, there will be an increase in heat transfer for the chip, due to the associated latent heat flux. Figure 8 shows the boiling curve from the study of Ramaswamy et al. ͓22͔, comparing four silicon structures. The structures were composed of two layers of microchannels, one on top of the other, oriented 90 deg from each other. The authors used pore size as the defining geometrical parameter. Since the depth of the microchannels was greater than half of the thickness of the structure, square "pores" resulted where the channels intersect. The pore size is equivalent to channel width. For this study, the single microchannel structure did not contain any pores, so the microchannel width is the defining parameter. The naming convention for the structures S-XX-YY-Z describes four parameters, each separated by a dash. The order is S, the material ͑in each case silicon͒, XX, the channel width in millimeters, YY, the channel pitch in millimeters, Z, the type of etch used for micromachining ͑dry or wet͒.
Although several researchers have used a similar structure for enhanced boiling ͓11-13,22,23͔, the performance of the structures was evaluated with respect to the pore size. However, a more basic parameter is the channel width and channel pitch. Figure 8 shows that for a particular channel width, the heat transfer ability is increased when the width is increased from 150 m to 200 m. Also, reducing the channel pitch also increases the heat transfer performance from the structure.
Normalizing the data from Fig. 8 to the surface area of the structure, Fig. 9 shows similar trends. At low wall superheats, there is little difference between the structures. At the higher superheats, the structures start to deviate from each other, following the same pattern as from Fig. 8 . The smaller the channel pitch, the greater the heat transferred. The larger the pore size, the greater the heat transferred. The structure with the poorest performance is the one with smaller pore size and larger pitch, S-0.15-1.4-D.
Bubble Growth
The bubble nucleation and growth on the microchannel surfaces were investigated with high speed camera. Figure 10 shows a nucleation event on chip C at a low heat flux of 18 W / cm 2 , with images on the left and a representation of the image on the right. The depictions on the right show an enlarged nucleating bubble for clarity. In Fig. 10͑a͒ the white arrow points to a bright point on the bottom surface of the microchannel. This point is a small vapor bubble. After the bubble reaches the top of the channel in Fig. 10͑c͒ , it experiences rapid growth on top of the land between the two microchannels ͑Fig. 10͑d͒͒. The bubble then departs off the surface after it has grown to a considerable size.
The motion of the bubble is remarkable in that it moves from a location at the bottom of the microchannel to the top of the fin Transactions of the ASME where it attaches itself to the surface and then grows. It is not known whether it moves vertically up the channel wall or up within one of the vertical notches. Since the base of the microchannel is closer to the source of the heater, there would be a greater temperature at the base than at the top, even if that difference is small. Also, since the etched sections of the chips are rougher than the portions that have not been etched, the bottom of the channel could be sufficient to provide nucleation sites. The individual frames of the other videos show the nucleation activity similarly. Bubbles have rapid growth at the top of the microchannels. Videos show that there is water flooding the channel. If indeed all bubbles on these surfaces nucleate in this way, liquid dryout of the surface would only pertain to the tops of the walls, leaving evenly distributed dry and flooded areas. This may decrease the amount of localized hot spots, which occur under vapor bubbles on the surface. Also, this provides two different areas that are influenced by the bubble activity. Figure 11 shows the boiling sequence of bubble growth on chips B and F at heat fluxes of 97 W / cm 2 and 93 W / cm 2 , respectively. The amount of vapor generated resulted in a chaotic image sequence which was difficult to capture. The number of bubbles nucleating and merging in the frames made it challenging to view the base of the bubbles on the microchannel surface. At these higher heat fluxes, much vapor is generated at the top of the fin surface leaving microchannels open to liquid supply. For the chip with microchannels etched onto the surface, the areas in which the fluid evaporates remains relatively in the same place. However, chip F has moving vapor fronts, which in the video sequence shows a swirling motion of liquid as bubbles move around the surface. Similar events have been noted by other researchers ͓20͔, although only for smooth surfaces. This is equivalent to periods of evaporation, followed by periods of the fluid rewetting the surface. This trend is not seen at lower heat fluxes in which the boiling regime is characterized by isolated bubbles. When there are isolated bubbles, there is a substantially longer waiting period for nucleation, and it decreases as the heat flux is increased. At high heat fluxes, there is much more vapor generated. Chips A and F experience the vapor generation, with nucleation occurring at various active sites. For the chips with microchannels, B, C, and D, the microchannels provide efficient pathways for the water to reach the nucleation sites for evaporation, without the vapor becoming detached from the heated surface. This allows for consistent boiling, with little waiting time between successive bubbles.
Heat Transfer Mechanism
Based on the high speed video observations from Figs. 10 and 11 as well as heat transfer data from Figs. 5 and 7, the mechanism responsible for this improvement in heat dissipation by the silicon chip can be postulated. Figure 5 shows that an enhanced surface has the ability to augment the boiling curve from the plain chip. Etched surfaces and, in particular, deep etched surfaces can improve the heat transfer capabilities. A carefully chosen geometry can further improve the boiling curve, so that the enhancement is not achieved by merely the increase in area, but by a hydrodynamic mechanism. Figure 12 shows the schematic of the vapor generation and liquid transport mechanism on a heated surface with microchannels, with several nucleation sites. As shown in Fig. 10 , the majority of bubble growth does not occur within the channel. The bubbles grow after they become attached on the top surface of the microchannel walls. Due to the structure of the microchannels beneath it, large amounts of vapor generation do not dry out the channels. Instead, the channels remain flooded, which provide pathways for the water. With water in the channels, a supply of liquid is brought to the nucleation sites and liquid is evaporated at the liquid-vapor interface. This does not allow for an excessive localized wall superheat because most of the heated area is in contact with the liquid. The liquid flow within the microchannels results in a very high heat transfer coefficient due to the small hydraulic diameter of the passages. This mechanism in reducing the wall superheat along with the efficient water pathways available in microchannel passages helps to stave off the CHF condition and serves as an efficient nucleate boiling surface. This description also explains why the offset strip fin geometry did not perform as well. Due to the configuration of the fins the movement of liquid throughout the microstructure was impeded and hindered performance.
Conclusion
Pool boiling of water at atmospheric pressure on silicon chips with different surface enhancements has been investigated experimentally. A total of six chips, one plain and five micromachined using a DRIE etching method, characterized in Table 1 , are investigated. Each test consisted of decreasing power and then increasing power to the heater, recording data for steady-state measurements of heat flux and surface temperature. No hysteresis was observed. Each chip with enhancements made to its surface performed better than the plain chip. Chips etched with microchannels prove to have the most enhancement, with the 200 m wide, 275 m deep channels being the best. After experimental testing the following conclusions have been made from the study.
1. Normalizing the heat flux by the surface area of the etched chips shows that the increase in heat transfer for a wall superheat is first due to the area increase. For the offset strip fin chip and 100 m wide channel chips, the enhancement along the entire boiling curve is due to this area increase. For the 200 m wide microchannel chips, however, at higher wall superheats, an increase beyond area enhancement is seen due to the benefit of the structure of the surface. 2. The most efficient boiling surface is one which has microchannels etched onto it, with a larger channel size, and a deep etch. These surfaces have an increased surface area and promote bubble nucleation to create an efficient boiling surface. 3. The introduction of 20 m ϫ 10 m 2 notches in the microchannel did not provide any significant enhancement to the boiling curve. It is postulated that there may not be enough enclosure to act as a cavity for nucleation to occur, with nucleation occurring at smaller cavity sizes on the surfaces. 4. Bubbles nucleate at the bottom of the channels, before moving to the top wall of the channel where they grow. This allows for an efficient boiling process, with liquid filling the channels and vapor generated above. In the offset strip fin configuration, it seems that the liquid flow to the nucleation site is not as efficient. In fact, the geometry seems to obstruct the liquid flow to the nucleation sites in the passages. 5. The proposed mechanism of efficient surface rewetting facilitates the heat transfer enhancement by providing liquid to reach the nucleation sites through microchannel conduits. This allows for evaporation to take place with a method of advantageously rewetting the surface for the transient conduction from the surface to liquid. This is the reason why the surfaces with microchannels have better performance than that for the offset strip fin configuration.
Future work will be undertaken to study the CHF characteristics of different chip geometries. A new experimental setup capable of withstanding higher temperatures will be fabricated. This will give insight to the liquid flow mechanisms at the upper limits of operation near CHF condition. 
